Field programmable gate array architecture optimized for machine learning …

Abstract

What is claimed is: 1 . A programmable integrated circuit for implementing machine learning algorithms in hardware, the programmable integrated circuit comprising: field programmable interconnect resources, wherein the field programmable interconnect resources include configuration memory cells;