← All patents

US20080244230A1

Scalable processing architecture

University of Texas System

Abstract

A computation node according to various embodiments of the invention includes at least one input port capable of being coupled to at least one first other 5 computation node, a first store coupled to the input port(s) to store input data, a second store to receive and store instructions, an …

University
University of Texas System
Assignee
Board Of Regents, The University Of Texas System
Inventor
Douglas C. Burger
Priority date
October 31, 2001
Filing date
June 10, 2008
Publication date
October 02, 2008
Language
en
Metadata fetched
August 29, 2026 00:18