Non-uniform cache apparatus, systems, and methods

Abstract

An apparatus or system may comprises cache control circuitry coupled to a processor, and a plurality of independently accessible memory banks ( 228 ) coupled to the cache control circuitry. Some of the banks may have non-uniform latencies, organized into two or more spread bank sets ( 246 ). A method …